Azuro Powercentric Tool Included In TSMC's ISF

Azuro has announced the inclusion of its Powercentric low-power clock tree synthesis tool in the second phase of TSMC's Integrated Sign-off Flow (ISF) in 65nm. The ISF is an automated RTL to GDSII chip implementation flow that integrates TSMC foundry technology files, pre-qualified library, IP, EDA tools, and sign-off margin recommendations into a fully automated scripted production-quality flow. With the second release of the ISF, TSMC customers are able to tapeout with Powercentric using either a Cadence or Synopsys-based PandR flow and reduce clock power by 25 per cent or more.

Azuro and TSMC worked closely together during the development and beta testing of a Cadence PandR-based ISF to ensure that the insertion of Powercentric into this flow was also completely transparent to its users. Using the ISF, chip design teams taping out to TSMC's foundries can now exploit Powercentric to reduce clock power within an extensively pre-tested pre-integrated production-ready flow including a full set of automated scripts and user documentation for either the Cadence or Synopsys PandR tools.

Comments

Popular posts from this blog

What is Class I Division 2?

FUSE SIZING CONSIDERATIONS FOR HIGHER EFFICIENCY MOTORS

7/8 16UN Connectors that Provide 600 Volts and 15 Amps