TI Unveils Industry's Most Flexible Clocking Integrated Circuit for Wired Communications Systems

Texas Instruments Incorporated (TI) (NASDAQ: TXN) today introduced the industry's most flexible and highly integrated clock jitter cleaner/multiplier for use in wired communications and test and measurement applications. The LMK04906 offers three redundant inputs with a holdover feature and seven programmable outputs. This flexibility allows designers to eliminate external components, such as oscillators and clock buffers, significantly reducing their bill of materials (BOM) cost and board space. In addition, with industry-leading RMS jitter of 100 fs and noise floor of -160 dBc/Hz, the LMK040906 can improve signal integrity in high-speed data communications systems.

Key features and benefits of the LMK04906
  •     Maximum flexibility: Integration of seven high-performance, programmable outputs offered in LVDS, LVPECL and LVCMOS simplifies timing design.
  •     Integration reduces BOM costs: High integration eliminates the need for the oscillators and clock buffers typically used to implement a low-jitter clock tree. Features such as holdover, input switching, analog/digital delay, and odd/even dividers increase clocking functionality while reducing cost.
  •     Industry's lowest jitter and phase noise: 100 fs RMS jitter from 12 kHz to 20 MHz with a noise floor of -160 dBc/Hz at 156.25 MHz output frequency enables greater signal integrity in high-speed data communication links such as 10GbE, FC, FCoE, and SAS/SATA.
In addition, TI introduced the CDCM6208 clock synthesizer and jitter cleaner, which offers similar integration and flexibility for wireless base stations, pico and femto cells, line cards and handheld medical equipment. The CDCM6208 provides eight low-jitter clock outputs, pin-control mode, flexible output voltages, and a fractional divider.

The LMK04906 and CDCM6208 can be combined with the following devices to create a high-speed data link: TMS320C66x KeyStone Multicore DSP, LMK00301 3-GHz differential fanout buffer, LMK03806 clock generator with 14 outputs, DS100DF410 10GbE quad-channel retimer, LP3878-ADJ 800-mA low-noise LDO regulator, and TLK10002 dual-channel 10-Gbps multi-rate transceiver.

Comments

Popular posts from this blog

What is Class I Division 2?

FUSE SIZING CONSIDERATIONS FOR HIGHER EFFICIENCY MOTORS

7/8 16UN Connectors that Provide 600 Volts and 15 Amps